



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

Publication number:

**0 194 090**  
**A2**

## EUROPEAN PATENT APPLICATION

Application number: 86301337.1

Int. Cl.: H 03 K 19/177

Date of filing: 25.02.86

Priority: 04.03.85 US 707666

Applicant: **LATTICE SEMICONDUCTOR CORPORATION**,  
15400 N.W. Greenbriar, Beaverton Oregon 97006 (US)

Date of publication of application: 10.09.86  
Bulletin 86/37


Inventor: **Turner, John E.**, 12030 S.W. Windmill Drive,  
Beaverton Oregon 97005 (US)  
Inventor: **Liebler, Jerome E.**, 8835 S.W. Kemmer Road,  
Beaverton Oregon 97005 (US)

Designated Contracting States: **DE FR GB IT**

Representative: **Pears, David Ashley, REDDIE & GROSE** 16 Theobalds Road, London WC1X 8PL (GB)

**Programmable data security circuit for programmable logic device.**

An architecture security fuse circuit is disclosed for securing the architecture of a configurable programmable logic device. The storage element of the circuit is a floating gate transistor cell 124. Data stored in the cell is determined by the amount of charge trapped within the oxide-isolated polysilicon floating gate region. The security fuse is initialized (erased) during device fabrication to allow access to device architectural data. Such initialization is accomplished by a technique that the device user cannot duplicate, via an extra probe pad P21 accessible only during wafer probe. To deter the effects of floating gate charge loss which may occur during subsequent fabrication steps, the fuse circuit is adapted to provide a reduced memory cell read voltage, thus providing greater margin against thermally defeating the security fuse. A regenerative feature is provided to strengthen the erased cell during every device «clear» cycle. Once the security fuse is programmed, the data defining the device architecture may not be interrogated or altered, and the memory cell 124 is unchanged by the regenerative feature.



**EP 0 194 090 A2**

PROGRAMMABLE DATA SECURITY CIRCUIT FOR  
PROGRAMMABLE LOGIC DEVICE

1     BACKGROUND OF THE INVENTION

          The present invention relates to programmable logic  
devices (PLDs), and more particularly to techniques for  
preventing the unauthorized modification of programmed data,  
5     such as data defining the architecture of PLDs, in a simple,  
yet effective manner.

          Digital systems such as computers typically are fab-  
ricated from many logic and memory integrated circuits. A  
goal of microelectronic integration is to fit the memory and  
10    logic circuits of a system onto the fewest possible inte-  
grated circuits, to minimize the cost and increase the  
system speed and reliability.

          Useful memories are relatively easy to define, but  
logic circuits present a problem to circuit manufacturers,  
15    who cannot afford to make logic circuits which are perfectly  
tailored to the specific needs of every customer. Instead,  
general purpose integrated circuits are defined which can  
serve as many roles as possible. For example, the  
microprocessor allows logic functions to be expressed in  
20    software, and together with memory units and standard  
peripheral devices, is capable of consolidating much of the  
logic in a digital system. However, random logic circuits  
are still required to tie these elements of the system  
together.

25    Several schemes are used to implement these random  
logic circuits. One solution is standard logic, such as  
transistor-transistor logic (TTL). While TTL integrated

1 circuits are versatile because they integrate only a rela-  
tively small number of commonly used logic functions, large  
numbers of TTL circuits are typically required for a  
specific application.

5 Other alternatives include fully custom logic circuits  
and semi-custom logic circuits, such as gate arrays. Custom  
logic circuits, precisely tailored to the needs of a  
specific application, allow the implementation of specific  
circuit architectures, dramatically reducing the number of  
10 parts required for a system. However, custom logic devices  
require significantly greater engineering time and effort.

Semi-custom gate arrays are less expensive to develop  
and offer faster turnaround because the circuits are typi-  
cally identical except for a few final-stage steps, which  
15 are customized according to the system design specification.  
However, semi-custom gate arrays are less dense, so that it  
takes more gate array circuits than custom circuits to  
implement a given amount of random logic.

Between the extremes of general purpose devices on the  
20 one hand and custom and semi-custom gate arrays on the  
other, are programmable logic devices (PLDs). PLDs provide  
a flexible architecture, user-programmed through on-circuit  
fuses or switches, to perform specific functions for a given  
application. PLDs can be purchased "off the shelf" like  
25 standard logic gates, but can be custom tailored like gate  
arrays.

To use PLDs, system designers draft equations describ-  
ing how the hardware is to perform, and enter the equations  
into a PLD programming machine. The unprogrammed PLDs are  
30 inserted into the machine, which interprets the equations  
and provides appropriate signals to the device to blow the  
appropriate fuses or set the appropriate switches such that  
the PLD will perform the desired logic function in the  
user's system. The PLD typically includes hundreds or  
35 thousands of the fuses or switches, arranged in one or more

1 matrices to facilitate their manufacture and programming.  
It is known to employ security fuse circuits in bipolar PLDs  
which prevent interrogation and alteration of the data  
programmed into the device AND array.

5 The PLDs on the market today comprise many different  
products for performing specific functions. Thus, the PLD  
manufacturers have heretofore been required to manufacture  
and inventory each of the products individually. The cost  
of each of the types of PLDs differs greatly as a function  
10 of logic complexity and manufacturability.

The assignee of the present invention has recently  
developed a novel single-chip PLD employing electrically  
erasable cells which is capable of being configured (and  
reconfigured) to a plurality of specific devices by means of  
15 programmable architecture bits. Thus, the device can take  
the place of many other PLDs as a result of its versatility.  
Yet, while such a versatile product will command a premium  
price for many applications, in many situations it is  
desirable to market a less versatile product at a lower  
20 price. There is therefore a need to provide a security  
device, which may not be defeated by the user, allowing the  
manufacturer to lock a reconfigurable PLD into one specific  
configuration.

Such a security device could also be employed as a  
25 circuit yield enhancement tool. Devices which have man-  
ufacturing defects or which cannot meet performance speci-  
fications in one or more configurations may be locked into  
an operable configuration.

It is therefore an object of the invention to provide  
30 a programmable architecture security fuse for a reconfigur-  
able PLD which may be set after device fabrication, and  
thereafter not defeated by the user.

35

1. Another object is to provide a one time programmable architecture security circuit which allows the manufacturer of a reconfigurable PLD to configure the device, but thereafter defeats any attempts to alter the PLD architecture.

5. A further object is to provide a security circuit protecting programmed data which is resistant to inadvertent programming by high temperature charge transfer effects during device fabrication and/or packaging.

10. Another object is to provide a one time programmable architecture security fuse with a regenerative erase function.

#### SUMMARY OF THE INVENTION

15. In accordance with the invention, a security circuit is provided for PLDs. The storage element of the preferred embodiment of the circuit is an electrically erasable, floating-gate-type transistor structure. Thus, the transistor structure may be programmed either to the nonconductive (with the nominal interrogation voltage) enhancement mode or to the conductive depletion mode. With the storage element 20 in the depletion mode, the security circuit protects programmed data such as architecture configuration bits against alteration; conversely, the data may be altered or interrogated (verified) with the circuit in the erased state, i.e., with the storage element erased.

25. The state of the storage element is determined by the amount of charge trapped within the oxide isolated polysilicon floating gate region of the structure. Since the amount of charge present on the floating gate when the device completes its manufacturing cycle is unknown, the security circuit is initialized (erased) to allow access to 30 protected data such as architectural data. Initialization, which also defeats a programmed cell, is accomplished by a method that the user cannot duplicate, by an extra probe pad accessible only at wafer probe, i.e., prior to device 35 packaging. Following circuit initialization during wafer

1 probe, the device experiences high temperatures during the  
assembly and packaging operations, resulting in charge loss  
from the floating gate which could alter the state of the  
security circuit. To deter the effects of charge loss  
5 during assembly, a reduced storage element read (or interro-  
gation) voltage provides greater margin against thermal  
effects. Additionally, a regenerative feature is included  
in the fuse circuit to strengthen the erased cell during  
every user clear cycle, ensuring that an erased cell does  
10 not inadvertently flip to the programmed state. Programmed  
security circuits are unchanged by the regenerative feature.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other features and advantages of the present  
invention will become more apparent from the following  
15 detailed description of an exemplary embodiment thereof, as  
illustrated in the accompanying drawings, in which:

Figure 1 is a block diagram illustrative of a tech-  
nique for configuring the architecture of a programmable  
logic device, incorporating the architecture security fuse  
20 of the present invention.

Figure 2 is a circuit schematic of the presently  
preferred embodiment of the security fuse.

Figures 3 and 4 are schematic drawings of two row  
decoder logic circuits employed in the preferred embodiment.

#### 25 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention comprises a novel security fuse  
circuit for programmable logic devices. The following  
description is presented to enable any person skilled in the  
art to make and use the invention, and is provided in the  
30 context of a particular application and its requirements.  
In the following description numerous specific details are  
set forth, such as logic circuit and device block diagrams  
and the like, in order to provide a thorough understanding  
of the invention. It will be obvious to those skilled in  
35 the art that the invention may be practiced without these

1 specific details. In other instances, well-known circuit  
and device details are not described in detail so as not to  
obscure the invention.

5 Figure 1 is a partial block diagram of a PLD incor-  
porating the security fuse circuit in accordance with the  
present invention. While the preferred embodiment comprises  
a circuit for protecting programmable data defining the  
logic architecture of a PLD, it will be appreciated that the  
invention may be employed generally to protect programmed  
10 data of any type in a PLD employing reprogrammable memory  
cells against interrogation or alteration.

The PLD comprising the circuit is fabricated in CMOS  
technology, and comprises output circuitry 40 whose archi-  
15 tecture is configurable in accordance with certain architec-  
ture control bits stored in data storage locations in the  
PLD. As will be appreciated by those familiar with PLDs,  
the ability to reconfigure the output circuitry greatly  
enhances the versatility of the device.

The PLD comprises "AND" matrix 10, having a plurality  
20 of memory cells or fuses, as is conventional in the art.  
The matrix includes a plurality of row input lines 1-N and a  
plurality of column lines or product terms. Output logic  
circuitry 40 couples the product terms to the device output  
pins.

25 For purposes of describing the preferred embodiment,  
it may be assumed that the architecture of the PLD is  
determined by the status of the data bits stored in two  
rows, the architecture row and the "XOR" row of the array.  
Specifically, the bits in the XOR row provide the capability  
30 of inverting the output lines of the PLD to provide either  
inverted or noninverted output logic states. Thus, for a  
PLD having eight output lines, eight bits in the XOR row  
determine whether an inverter in each output line is  
activated. Seventy-four data bits in the architecture row  
35 determine the architecture of the remaining output

1     circuitry, defining the specific output logic paths and  
functions to which the PLD is configured. The specific  
details as to the type and location of the data to be  
protected are exemplary only, as the invention is not  
5     limited to protection of architecture data in a specific  
location in the PLD.

      In the preferred embodiment, the PLD memory cells of  
the matrix comprise electrically erasable floating gate  
transistors which may be programmed either into the deple-  
10    tion mode or enhancement mode, wherein the cell is respec-  
tively conductive or nonconductive during cell interro-  
gation. The memory cells or bits of each row are program-  
mable in a device "edit" mode by selecting the particular  
row and applying appropriate programming voltages to the  
15    cells in the selected row.

      The disclosed PLD is packaged in a 20 pin package, and  
is operable in the normal user mode, in the device "edit"  
mode, or in other modes. The edit mode is selected by  
application of a super voltage (+20 volts) signal EDT to pin  
20    2 of the device. This activates row decoders for each of  
the rows of the matrix 10, and otherwise reconfigures the  
device pin functions. In the edit mode, six of the device  
pins define the six-bit word "RAG" (row address gate) which  
defines a particular row address. Thus, by way of example,  
25    row decoders 20, 30, and 35 decode the particular RAG word  
selecting the XOR row, the architecture row, and the  
security fuse circuit, respectively. The inputs to the  
decoders 20,30 comprise the "RAG" word and the  $\overline{\text{CLR}}$  signal,  
which is activated by the user to clear or erase each of the  
30    user-accessible memory cell locations in the array. Another  
input signal to decoder 30 is the  $\overline{\text{ASF}}$  signal, which is the  
output of the architecture security fuse circuit.

      The architecture security fuse circuit is provided to  
prevent the device user from accessing the architecture row  
35    to interrogate or reprogram the architecture configuration



1 bits. These bits determine the configuration of the output  
logic circuits 40 and their relationship to the AND matrix.  
Thus, when the output  $\overline{ASF}$  of the architecture security fuse  
circuit 35 is active, decoder 30 cannot be activated to  
5 select the architecture row.

#### Normal Security Circuit Operation

The preferred embodiment of the architecture security  
fuse ("ASF") circuit is illustrated in schematic form in  
Figure 2. While the PLD is implemented in CMOS technology,  
10 the architecture security fuse ("ASF") circuit comprises  
depletion NMOS-type transistors 109, 111, 113, 117, 119 and  
121, which are doped with arsenic so that the threshold  
turn-on gate voltage is negative.

Transistors 109, 111, 113 and inverter 107 form a  
15 voltage pull-up circuit 110 which is coupled to node 106.  
Pull-up circuit 110 is adapted to pull node 106 up to the  
potential on node 112 (+20 volts) when transistor 105 is  
nonconductive, and to disconnect the +20 volt supply from  
node 106 when node 106 is grounded, i.e., when transistor  
20 105 is conductive. Similarly, transistors 117, 119, 121 and  
inverter 115 form a voltage pull-up circuit 116 which is  
coupled to node 122. Such pull-up circuits are known to  
those skilled in the art and need not be described further.

Transistor 125 is the data storage element of the ASF  
25 circuit, and is a floating gate, N channel field effect  
transistor. The floating gate transistor is a well-known  
memory element, and its characteristics are discussed, for  
example, in the book "Physics of Semiconductor Devices," by  
S.M. Sze, John Wiley & Sons, 1969, at Chapter 10. The  
30 floating gate transistor in the preferred embodiment is  
adapted to employ the well-known Fowler-Nordheim tunnel-  
ing effect to configure the transistor in the enhancement or  
depletion mode. The floating gate is separated from the  
drain region comprising the transistor by a thin (100  
35

1     Angstrom) oxide layer, so that in the presence of a suffi-  
cient electric field, charge will tunnel between the drain  
and the floating gate. Such memory elements are commonly  
used in electrically erasable memories and need not be  
5     described in further detail.

As will be described more fully below, when the  
floating gate transistor is "erased," i.e., programmed to  
the enhancement mode (nonconductive), the fuse circuit  
output  $\overline{ASF}$  is low, permitting the PLD architecture row data  
10     to be interrogated or altered. When the floating gate  
transistor is programmed to the depletion mode (conductive),  
however, the circuit output  $\overline{ASF}$  will be high to prevent the  
PLD architecture configuration bits from being interrogated  
or altered.

15     The inputs to NOR gate 101 are the  $\overline{CLR}$  and  $\overline{EDT}$   
signals, and the output  $\overline{ASF}$  of the fuse circuit. The output  
of NOR gate 101 will be high only when all inputs to the  
gate are low. The output of NOR gate 101 at node 102 is  
coupled as one input to NOR gate 103. The other input to  
20     NOR gate 103 is node "P21." This node is buffered from a  
wafer probe pad which is accessible to wafer probe only  
prior to chip packaging.

As will be discussed below, node P21 provides an  
override function to force transistor 105 to the  
25     nonconductive state and cause node 106 to be pulled high.  
This results from the operation of NOR gate 103, since if  
P21 is forced high, the NOR gate output at node 104 will be  
low, irrespective of the state of the other gate input.

When node P21 is low, NOR gate 103 acts to invert the  
30     signal at node 102, the output of NOR gate 101. This  
effectively creates a logical OR function, so that with P21  
low, the status of node 104 is the logical OR of  $\overline{CLR}$ ,  $\overline{EDT}$ ,  
and  $\overline{ASF}$ .

The output 104 of gate 103 is coupled to the gate of  
35     transistor 105, and when "high" biases the transistor to the

1     conductive state. Node 106, coupled to the gates of transistor 125, 113 and to pull-up circuit 110, will then be grounded.

5     If the output of gate 103 is low, transistor 105 will be nonconductive and node 106 is not clamped to ground, and the potential at node 106 is pulled up to +20 volts by circuit 110.

10     With the condition that transistor 105 is conductive, pull-up circuit 116 operates in a similar manner with respect to node 122 as described with respect to circuit 110 and node 106. However, for node 122 there are two possible paths to ground, the first path through transistors 123, 125, and 127, and the second path through transistor 131.

15     Transistor 123 is connected for diode operation, and is employed with transistor 125 to create an electrically erasable, programmable data storage cell 124. Interrogation of the status of memory cell 124 is performed by inverter 115, and occurs when node 106 is grounded (transistor 105 in the conductive state), transistor 127 is conductive (signal "ASG" applied to its gate is at +2.5 volts) and transistor 20     131 is nonconductive (with its gate at ground). The status of node 122 will depend on the state of memory cell 124. If the floating gate transistor 125 is erased, so that it is in the enhancement mode, transistor 125 will be nonconductive. 25     Node 122 will be pulled high, and the output of inverter 115, at node 133, will be low.

30     If, on the other hand, transistor 125 is programmed to the depletion mode, the transistor will be in the conductive state with its gate grounded. With transistor 127 also conducting, node 122 will be low. Under these conditions, the output of inverter 115 at node 133 will be high.

35     Node 133 at the output of inverter 115 is coupled to latch 140. The output of latch 140 is the ASF circuit output signal  $\overline{ASF}$ , which is coupled to the input of NOR gate 101. Except when signal EDT is active, latch 140 is trans-

1 parent to the state of node 133, and the state of  $\overline{A}\overline{S}\overline{F}$  is  
identical to the state at node 133. When EDT goes high the  
 $\overline{A}\overline{S}\overline{F}$  is latched to its then current state, and is not  
5 affected by changes in the state at node 133 while EDT is  
high.

The row decoder 145 for selecting the security fuse  
row is shown in schematic form in Figure 4. Depletion  
transistor 137 performs a voltage pull-up function on node  
135g when the node is not clamped to ground through transis-  
10 tor 136 and any of transistors 135a-f. Inverter 138 inverts  
the state of node 135g. Thus, when the security fuse row is  
selected, each of transistors 135a-f is turned off, transis-  
tor 137 pulls up the voltage on node 135g, and node 132 goes  
low, turning off transistor 131. When the security fuse row  
15 is not selected and when EDT is high, node 135g is clamped  
to ground, node 132 goes high, and transistor 131 is turned  
on.

#### Architecture Row Decoder

Figure 3 is a schematic drawing of architecture row  
20 decoder 30. The decoder essentially performs a NOR function  
on the RAG (row address gate) and EDT signals. The  
transistors 205, 210 and depletion transistors 215, 220, 225  
form a high voltage pull-up circuit similar to that formed,  
for example, by transistors 117, 119, 121 shown in Figure 2.  
25 That is, when no path to ground from node 250 exists, the  
voltage pull-up circuits pull the voltage at node 250 up to  
a high level.

In the edit mode, EDT is high, turning on transistor  
247. Except when performing a "bulk erase" cycle,  $\overline{C}\overline{L}\overline{R}$  is  
30 high, turning on transistor 246. However, because each of  
transistors 240-245 is turned off when the appropriate RAG  
word is selected, there is no path to ground from node 250  
through transistor 246. Hence, unless transistor 248 is  
turned on, node 250 will be pulled high. Node 250 is  
35 coupled to each of the select gates comprising the memory

1 cells in the architecture row, thereby selecting each of the  
memory cells in that row. The high potential at node 250  
also turns on transistor 249, which couples the MCG $\emptyset$  signal  
to node MCG1, coupled to the gates of the floating  
5 transistor memory elements of the matrix. The MCG $\emptyset$  signal  
is at the appropriate voltage level (+2.5v) for interroga-  
tion of the user array memory elements. Thus, a high signal  
at node 250 serves to select the memory cells of the  
architecture row.

10 If  $\overline{ASF}$  is low, i.e., the architecture security fuse is  
erased, then transistor 248 is turned off, allowing node 250  
to be pulled high. However, if the fuse is programmed,  $\overline{ASF}$   
is high, turning on transistor 248. Node 250 is then  
clamped to ground through transistors 248 and 247, prevent-  
15 ing the memory cells in the architecture row from being  
selected, irrespective of the status of the RAG word.

During the PLD bulk erase cycle,  $\overline{CLR}$  goes low, turning  
off transistor 246. Then node 250 will be pulled high,  
unless  $\overline{ASF}$  is high, irrespective of the state of the RAG  
20 word. However, the security fuse signal  $\overline{ASF}$  will defeat the  
bulk erase cycle for the architecture row, i.e., if  $\overline{ASF}$  is  
high.

#### Fuse Circuit Initialization

During the wafer probe stage of the PLD chip fab-  
25 rication, node P21 is forced "high" from an extra probe pad.  
(Once the chip has been packaged in a twenty-pin package,  
this extra pad is not accessible.) The output of NOR gate  
103 is low unless both inputs are low. Hence, with one  
input (P21) to NOR gate 103 forced high, its output will be  
30 low, driving the gate of transistor 105 low so that the  
transistor becomes non-conductive.

With transistor 105 non-conductive, node 106 is no  
longer clamped to ground, and as the potential on node 106  
is pulled up as discussed above, the output of inverter 107  
35 is flipped low, turning off transistor 109. Transistor 111

1 turns on, and with both transistors 111, 113 turned on, the  
voltage at node 106 rises to +20 volts. Under these condi-  
tions, during the device edit mode floating gate transistor  
125 may be "erased" to the enhancement mode by turning on  
5 transistors 127 and 131. The ASG signal at the gate of  
transistor 127 is brought to 5 volts to turn on transistor  
127. The EDT signal is high during the edit mode; the  
security fuse row is not selected so that the gate of  
transistor 131 is brought high, as discussed above, turning  
10 on transistor 131. With both the drain and source of  
transistor 125 coupled to ground potential through  
conductive transistors 127, 131, and its gate at +20 volts,  
electrons will tunnel from the drain onto the floating gate,  
programming the transistor to a strong enhancement mode,  
15 wherein a positive threshold gate voltage of at least 6-7  
volts is required to turn on the transistor in this mode.  
Since the gate of transistor 125 is grounded during interro-  
gation, the transistor will be nonconductive. Node 122 is  
pulled high, and the output of inverter 115 at node 133 goes  
20 low. The architecture security fuse is then erased.

#### Fuse Circuit Programming

The architecture security fuse circuit is accessed by  
addressing the security fuse row. This row must be selected  
as described above in order to program the fuse. This turns  
25 transistor 131 off, so that there is no path to ground from  
node through transistor 131.

To program the transistor 125 to the depletion mode,  
node 106 is brought low by turning on transistor 105. This  
will normally be done only after the PLD has been packaged,  
30 so that pad P21 is no longer accessible. The  $\overline{EDT}$  signal is  
low during the edit mode. However,  $\overline{CLR}$  is low only during  
the user clear cycle, and it is otherwise high. Thus, with  
the  $\overline{CLR}$  input to gate 101 high, the output of gate 101 will  
be driven low. With both inputs to NOR gate 103 low, the  
35 output of NOR gate 103 is driven high, turning on transistor

1 105, and grounding the gate of transistor 125. Similarly, signal ASG is brought low, turning off transistor 127.

With these conditions, the potential at node 122 will rise due to the pull-up action of transistors 119, 121. Inverter 115 will flip low as the potential at node 122 rises, turning off transistor 117, so that node 122 rises to +20 volts. With the gate of transistor 125 grounded and the drain at +20 volts less the enhancement threshold voltage of device 123, or about 18 volts, electrons will tunnel off the floating gate to the drain, programming the transistor to the depletion mode. In this mode, the transistor will conduct when its gate is grounded and when sensed by inverter 115, coupling node 122 to ground. With its input at ground, the inverter output goes high.

15 The inverter output is coupled to latch 140, which is adapted to latch the existing input state to its output ( $\overline{ASF}$ ) when EDT is high, during the edit mode. When EDT is low, the latch is transparent. The latch prevents the  $\overline{ASF}$  signal from changing to the high state during the edit mode, since transistor 131 will be conductive during the edit mode except when the security fuse row is selected. With transistor 131 conductive, node 122 is clamped to ground, flipping the inverter 115 output high. Without the latch, the  $\overline{ASF}$  signal would go high during the PLD edit mode, preventing access to the architecture row data even when the memory element of the ASF circuit is erased.

25 This  $\overline{ASF}$  high condition prevents future regenerative erases, and is used in the the architecture row decoder to prevent alteration of the architecture word. It is noted that the security fuse circuit can be repeatedly programmed after an initial programming, i.e., with  $\overline{ASF}$  high. This reprogramming can be performed to ensure that the fuse remains set to the programmed state. The security fuse circuit may not be erased, however, once the fuse circuit is set.

35

1        Post-Assembly Regenerative Erase

      With the fuse "erased," the PLD architecture may be configured (or reconfigured) from its existing logic configuration. It is important to ensure that the "erase" status of the security fuse not degenerate resulting from charge loss from the floating gate, preventing the user from programming the device architecture. This is accomplished by post-assembly regenerative erase, which occurs when all inputs to NOR gate 101 are low, that is, when  $\overline{ASF}$  is low (erased), the device is in the "clear" mode ( $\overline{EDT} = \overline{CLR} = 0$ ), and transistor 131 is turned on (i.e., the security fuse row is not selected). When these conditions are met, node 102 goes high, turning off transistor 105, allowing node 106 to be pulled high to +20 volts, thereby erasing the cell to its full enhancement mode floating gate potential.

      The regenerative erase occurs each time the "user clear" device function is selected, provided  $\overline{ASF}$  is not high. The PLD is adapted to allow the user to erase all memory locations during a "bulk erase" cycle; during this cycle  $\overline{EDT}$  and  $\overline{CLR}$  are both low. The regenerative erase does not erase a programmed security fuse cell, since  $\overline{ASF}$  is high in this state, and the gate 101 output will remain low. With both inputs to gate 103 low, its output is high, turning on transistor 105 and grounding the gate of floating gate transistor 125. Since the gate must be elevated to the high programming voltage to program the transistor to the enhancement mode, the memory cell is not erased. Thus, the regenerative erase function only affects an erased architecture security fuse circuit.

30        Reduced Interrogation Voltage

      Further margin against charge loss resulting from high temperature packaging steps is provided by reducing the read or interrogation voltage of the memory cell. The PLD is typically packaged with the architecture security fuse memory cell as an erased bit. The manufacturer, for



CLAIMS

1. A security device for protecting data programmed into electrically erasable memory cells in a programmable logic device, characterized by:

5 data storage means adapted to store data having first and second states;  
initialization means for setting the state of the data storage means to said first state;  
programming means adapted to set the state of said storage means to said second state;  
10 security signal means for providing security signals having first and second states in dependence on the state of said data storage means; and  
means for selectively enabling the data programmed into said memory cells, said means responsive to said security signals and adapted such that  
15 said first state of said security signal enables access to said programmed data, and said second state of said security signal disables access to said programmed data.

2. The security device of Claim 1 further characterized by means for disabling said initialization means, whereby said data storage means may not be reset from said second state to said first state.

3. The security device of Claim 2 further characterized in that said initialization means comprises override means adapted to override the disabling means in response to an override signal to allow the initialization means to set the state of said data storage means to said  
5 first state.

1 example, may thereafter program the architecture to a  
desired configuration, and then set the security fuse, which  
prevents any further manipulation of the protected  
architecture bits. The memory cell 124 of the architecture  
5 security fuse circuit is read or interrogated with its gate  
at ground potential, instead of the +2.5 volts gate  
potential nominally employed to read memory cells of this  
type. As charge loss from the floating gate occurs with the  
device in the enhancement mode, the required threshold gate  
10 voltage required to turn on the transistor is reduced.  
Thus, reducing the cell interrogation voltage from +2.5  
volts to 0 volts provides additional margin against the high  
temperature induced charge loss.

After the PLD has been packaged and the fuse has been  
15 programmed, there is no way to erase the fuse. The circuit  
logic prevents the storage transistor 125 from being erased  
whenever the security fuse is set, i.e., whenever  $\overline{ASF}$  is  
high. This follows from the operation of NOR gate 101 and  
its inputs as discussed above. Thus, the preferred  
20 embodiment of the security fuse is an effective one-time  
programmable circuit. (The fuse can be reprogrammed  
repeatedly after packaging, but may not be erased once  
programmed.)

There has been described above a novel security  
25 circuit for protecting programmed data in a PLD against  
unauthorized interrogation or alteration. It is understood  
that the above-described embodiment is merely illustrative  
of the many possible specific embodiments which can repre-  
sent principles of the present invention. Numerous and  
30 varied other arrangements can readily be devised in accor-  
dance with these principles by those skilled in the art  
without departing from the spirit and scope of the inven-  
tion.

35

4. The security device of Claim 3 further characterized in that said programmable logic device is fabricated as an integrated circuit and in that said override means comprises an extra wafer probe pad which is  
5 inaccessible for application of the override signal after the integrated circuit is packaged.

5. The security device of Claim 1 further characterized in that said data storage means comprises a floating gate field effect transistor which may be programmed to either the enhancement mode or the depletion  
5 mode, corresponding to said first and second states, respectively.

6. The security device of Claim 5 further characterized in that said programming means is adapted to selectively program said data storage means to the  
5 depletion mode in dependence upon the state of at least one programming logic signal and the state of said security signal.

7. The security device of Claim 1 further characterized in that said initialization means is adapted to regeneratively program said data storage means to said  
5 first state in response to a control signal when said security signal is in said first state.

8. The security device of Claim 1 further characterized in that said enabling means comprises a decoder adapted to enable access to said memory cells in response to data addressing signals and said security signals, and  
5 in that said decoder means is disabled from allowing access to said memory cells when said security signal is in said second state.

9. A security fuse circuit for an architecture-configurable programmable logic device, characterized by:

data storage means adapted to store an erase state or a programmed state;

5 erasing means for setting the state of the data storage means to the erase state in response to an override signal;

programming means adapted to set the state of the data storage means to the programmed state; and

10 fuse signal means for providing a circuit fuse signal in dependence on the state of said data storage means, whereby the fuse signal state corresponding to the programmed state is indicative of the fuse circuit condition for preventing alteration  
15 of the PLD architecture.

10. The circuit of Claim 9 further characterized in that said fuse circuit and said programmable logic device are fabricated on an integrated circuit wafer adapted such that said override signal may not be applied to said  
5 erasing means after the circuit has been packaged.

11. The circuit of Claim 9 further characterized in that said erasing means comprises a wafer probe pad electrically accessible only prior to wafer packaging, and in that said override signal is applied to said wafer  
5 probe pad prior to wafer packaging to erase said data storage means.

12. The circuit of Claim 9 further characterized in that said data storage means comprises a floating gate field effect transistor which may be programmed to either the enhancement mode or the depletion mode, corresponding  
5 to respective ones of the erased state and the programmed state.

13. The circuit of Claim 12 further characterized in that the floating gate transistor is an N channel device and the circuit is configured so that said enhancement mode of said transistor corresponds to the erased state, and the depletion mode of the transistor corresponds to the programmed state.

14. The circuit of Claim 9 further characterized by a regenerative erase means adapted to selectively and regeneratively erase said data storage means in response to a control signal only when the storage means is in the erased state.

15. The circuit of Claim 9 further characterized by interrogating means for reading the status of the data storage means, and whereby said interrogation means is adapted to provide margin against high temperature charge loss effects.

16. The circuit of Claim 15 further characterized in that said data storage means comprises an N channel floating gate transistor and wherein said interrogating means is adapted to ground the gate of said floating gate transistor during interrogation.





FIG. 1



3/3

FIG. 3




FIG. 4

